Client Reference Number: 200314404

SYSTEM AND METHOD FOR DETECTING AND REPORTING RESOURCE CONFLICTS

Inventors:

Scott Bernard Marcak 15218 Redbud Leaf Lane Cypress, Texas 77433 USA

Don R. James, Jr. 13807 Lakewood Crossing Blvd. Houston, Texas 77070 USA

Certificate of Mailing

I hereby certify that this application is being deposited with the United States Postal Service with sufficient postage as Express Mail No. EL085077691US in an envelope addressed to: Commissioner of Patents, Mail Stop Patent Application, P.O. Box 1450, Alexandria, Virginia 22313-1450 on January 14, 2004.

Signature Robe	I Walls	
Printed Name:	Robert Watts	

System and Method for Detecting and Reporting Resource Conflicts

Background

Power on self test (POST) is a procedure by [0001] which computers ensure that all of their system components are working properly prior to actually loading of the operating system (OS). POST is typically a part of the computer's BIOS (board input/output system), which is interfacing between the os and for the responsible hardware.

Technology Attachment) ATA (Advanced [0002] interfaces are among the most common type of interfaces used to connect mass storage devices to a computer's storage devices typically input/output system. Mass include, for example, diskette, hard disk, CD-ROM, and DVD-ROM drives. Several ATA interface standards have been developed as computer's continue to increase in speed and Nevertheless, each ATA interface standard defines a particular specification for connecting to mass storage devices.

ATA interfaces [0003] Of the several forms of available, a parallel ATA interface (PATA) typically allows up to two mass storage devices to be connected to a computer's ATA host adapter through a parallel connection. interfaces have been designed Serial ATA (SATA) replacement for PATA interfaces and allow each mass storage device to be directly connected to the ATA host adapter. However, it is not uncommon for chipset manufacturers to include both PATA and SATA interfaces for versatility and compatibility reasons. Such chipsets include, for example, the Intel® 82801EB ICH5 and Intel® 82801ER ICH5 R (ICH5R) chipsets.

[0004] One trend in configuring the SATA and PATA interfaces is to have the BIOS dynamically assign the computer's resources (I/O addresses and interrupts) based on the needs of the system components including the mass storage devices connected to the interfaces. This trend is consistent with the trend in providing an OS that is compatible with such dynamic resource allocation. One such example of dynamic resource allocation is provided by the PnP (Plug and Play) standard. These types of OS and BIOS are compatible because the OS recognizes that the SATA and PATA interfaces will be assigned resources dynamically.

"Legacy software", as used herein, includes [0005] any Operating System (OS) component, device driver, application that directly manipulates the ATA interface and may be accessed through well-known, assumes resources rather than checking for dynamically-assigned An issue arises when a legacy OS is used in resources. conjunction with a BIOS that dynamically assigns resources In such scenarios, the legacy OS to the ATA interface. will not be able to properly interface with the mass storage devices or other devices if they are not allocated the range of resources expected by the legacy OS. from being able to access prevents the computer the affected devices.

Summary

According to one embodiment, a method of [0006] conflict detection Self Test resource reporting is provided. The method includes, for example, dynamically assigning resources to provide electronic access to devices physically attached to a computer system and reading the state of a flag indicative of a userselected compatibility mode requiring at least partial reallocation of resources. If the flag is in a first state and one or more devices will become inaccessible due to resource constraints, at least one message indicative of a conflict is generated. The method resource reallocates at least a portion of the resources according to the user-selected compatibility mode.

Brief Description Of The Drawings

[0007] Figure 1 is an exemplary overall system diagram in accordance with one embodiment of the present invention; and

[0008] Figure 2 is one embodiment of a flow diagram in accordance with one embodiment of the present invention.

Detailed Description Of Illustrated Embodiments

[0009] The following includes definitions of exemplary terms used throughout the disclosure. Both singular and plural forms of all terms fall within each meaning:

"Software", as used herein, includes but is [0010] more computer readable limited to one or executable instructions that cause a computer or other electronic device to perform functions, actions, and/or behave in a desired manner. The instructions may be embodied in various forms such as routines, algorithms, modules or programs including separate applications or code from dynamically linked libraries. Software may also be implemented in various forms such as a stand-alone program, a function call, a servlet, an applet, instructions stored in a memory, part of an operating system or other type of executable instructions. It will be appreciated by one of ordinary skill in the art that the form of software is for example, requirements of desired dependent on, application, the environment it runs on, and/or the desires of a designer/programmer or the like.

[0011] "Logic", synonymous with "circuit" as used herein, includes but is not limited to hardware, firmware, software and/or combinations of each to perform a function(s) or an action(s). For example, based on a desired application or needs, logic may include a software controlled microprocessor, discrete logic such as an application specific integrated circuit (ASIC), or other programmed logic device. Logic may also be fully embodied as software.

[0012] Referring now to FIG. 1, a computer system 100 constructed in accordance with one embodiment generally includes a central processing unit ("CPU") 102 coupled to a host bridge logic device 106 over a CPU bus 104. CPU 102 may include any processor suitable for a computer such as,

for example, a Pentium class processor provided by Intel. A system memory 108, which preferably is one or more synchronous dynamic random access memory ("SDRAM") devices (or other suitable type of memory device), couples to host bridge 106 via a memory bus. Further, a graphics controller 112, which provides video and graphics signals to a display 210, couples to host bridge 106 by way of a suitable graphics bus, such as the Advanced Graphics Port ("AGP") bus 116. A display 114 may be a Cathode Ray Tube, liquid crystal display or any other similar visual output device. Host bridge 106 also couples to a secondary bridge 118 via bus 117.

Secondary Bridge 118 is an I/O controller [0013] The secondary bridge 118 interfaces a variety of I/O or peripheral devices to CPU 102 and memory 108 via the host bridge 106. The host bridge 106 permits the CPU 102 to read data from or write data to system memory 108. Further, through host bridge 106, the CPU 102 can communicate with I/O devices connected to the secondary bridge 118 and, and similarly, I/O devices can read data from and write data to system memory 108 via the secondary bridge 118 and host bridge 106. The host bridge 106 preferably has memory controller and arbiter logic (not specifically shown) to provide controlled and efficient access to system memory 108 by the various devices in computer system 100 such as CPU 102 and the various I/O devices. A suitable host bridge is, for example, a Memory Controller Hub such as the Intel® 875P Chipset described in the Intel® 82875P (MCH) Datasheet, which is hereby fully incorporated by reference.

Referring still to FIG. 1, secondary bridge [0014] logic device 118 may be an Intel® 82801EB I/O Controller Hub 5 (ICH5)/Intel® 82801ER I/O Controller Hub 5 R (ICH5R) device provided by Intel and described in the 82801EB ICH5/82801ER ICH5R Datasheet, which is incorporated herein by reference in its entirety. The secondary bridge includes various controller logic for interfacing devices connected Universal Serial Bus (USB) ports Integrated Drive Electronics (IDE) primary and secondary channels (also known as parallel ATA channels or system) 140 and 142, Serial ATA ports or sub-systems 144, Local Area Network (LAN) connections, and general purpose I/O (GPIO) ports 148. Secondary bridge 118 also includes a bus 124 for interfacing with BIOS ROM 120, super I/O 128, and CMOS non-volatile memory 130. Secondary bridge 118 further has a Peripheral Component Interconnect (PCI) bus 132 for interfacing with various devices connected to PCI slots or ports 134-136. The primary IDE channel 140 can be used, for example, to couple a master hard drive device and a slave CD-ROM device (e.g., mass storage devices) to the computer system 100. Alternatively or in combination, SATA ports 144 can be used to couple such mass storage devices or additional mass storage devices to the computer system 100.

[0015] The BIOS ROM 120 includes firmware that is executed by the CPU 102 and which provides low level functions, such as access to the mass storage devices connected to secondary bridge 118. The BIOS firmware also contains the instructions executed by CPU 102 to conduct System Management Interrupt (SMI) handling and Power-On-

Self-Test ("POST") 122. POST 102 is a subset of instructions contained with the BIOS ROM 102. During the boot up process, CPU 102 copies the BIOS to system memory 108 to permit faster access.

The super I/O device 128 provides various [0016] inputs and output functions. For example, the super I/O device 128 may include a serial port and a parallel port (both not shown) for connecting peripheral devices that communicate over a serial line or a parallel pathway. Super I/O device 108 preferably also includes a nonvolatile memory portion 130 in which various parameters can be stored and retrieved. These parameters may be system specified configuration information for computer system such as, for example, user selections from computer set-up or system configuration information. memory portion 130 in National Semiconductor's 97338VJG is a complementary metal oxide semiconductor ("CMOS") memory Memory portion 130, however, can be located portion. elsewhere in the system.

[0017] The operation of various components in the computer system shown in FIG. 1 will now be briefly described. The CPU 102 executes user application software and system firmware and software such as the operating system (OS) 110, device drivers and BIOS firmware, which may reside or be loaded into memory 108. The System BIOS firmware 120 contains routines that permit direct interface with hardware (e.g., mass storage devices) connected to the computer system 100. Generally, an application program under control of the operating system makes a request for a resource. The operating system may send the request to the

file system or initiate a call to the appropriate device driver corresponding to the bridge that can service the request.

Figure 2 is one embodiment of a flow diagram [0018] 200 showing the processing performed to detect resource The rectangular elements denote "processing conflicts. blocks" and represent computer software instructions or groups of instructions. The diamond shaped elements denote computer "decision blocks" and represent instructions or groups of instructions which affect the execution of the computer software instructions represented by the processing blocks. Alternatively, the processing represent steps performed decision blocks functionally equivalent circuits such as a digital signal or an application-specific integrated processor circuit circuit (ASIC). The flow diagram does not depict syntax of any particular programming language. Rather, the flow diagram illustrates the functional information one skilled in the art may use to fabricate circuits or to generate computer software to perform the processing of the system. It should be noted that many routine program elements, such as initialization of loops and variables and the use of temporary variables are not shown.

[0019] The flow diagram 200 can be implemented completely within the POST logic 122 or partly therein, with the remainder being implemented within the other portions of the BIOS. The flow begins in block 202 where the resources for accessing all physically attached devices are dynamically allocated based on the requirements of the attached I/O devices (e.g., mass storage devices). The

define computer system's available I/O resources the interrupts that addresses and are used to communication interface between the CPU 102 and the devices attached to, for example, secondary bridge 118. POST, the BIOS dynamically assigns these I/O addresses and interrupts to the devices according to any of a plurality Two such standards possible standards. Peripheral Component Interconnect Standard and the Plug and Play Standard.

During such dynamic resource allocation, the BIOS assigns the resources necessary for communicating with one or more parallel ATA sub-systems such as, for example, IDE primary and IDE secondary sub-systems 140 and 142. Also during such dynamic resource allocation, the BIOS assigns the resources necessary for communicating with one or more serial ATA sub-systems 144. Upon completion of this dynamic resource allocation, all devices should be interfaced to the CPU 102. The process of accessing devices using the dynamically assigned resources is sometimes referred to as the native mode of I/O addressing.

[0021] In block 204, the flow reads a compatibility mode selection flag from non-volatile memory such as, for example, CMOS 130. The flag indicates whether the user has compatibility mode of operation. The defined а of is user-selectable compatibility mode operation a Computer Set-up option that dictates whether the assigns fixed, well-known resources to the PATA and SATA This compatibility mode can be invoked, for example, when a legacy OS that requires fixed ranges of I/O addresses and interrupts is to be used with a computer

system having a BIOS that would normally assign those resources dynamically. The compatibility mode allows a user to force the I/O addresses and interrupts to the ranges expected by the legacy OS. Since there are only a finite number of legacy resources, activating compatibility mode renders devices attached to certain attachment points inaccessible. Precisely which device(s) or location(s) become inaccessible is dependent on the secondary bridge 118 chipset used and, when more than one mapping of ATA devices into the legacy address space is supported by the chipset, the mapping(s) used by the BIOS to implement the compatibility mode Computer Setup option. knowing the specified legacy resources required through the read compatibility mode settings and the native resource allocation or mapping(s) completed by the BIOS, the BIOS can determine which devices will become inaccessible by the compatibility mode.

If a user has selected the compatibility mode of operation, the compatibility mode selection flag is set to a first state and stored in non-volatile memory. While this flag can be implemented according to a variety of forms, one implementation can be in the form of the state of a memory bit (logic "1" or "0"). Reading the bit identifies the state of the flag. For example, a first state of the flag could be defined as the logic "1" state of the bit. A second state of the flag could be defined as the logic "0" state of the bit, or vice-versa.

[0023] In block 206, the flow tests to determine if the flag is in a state that indicates that the user has selected compatibility mode. If so, the flow advances to

block 207 where the compatibility mode settings (e.g., specified legacy resources) are read and the flow tests to determine if one or more devices will be inaccessible by the settings. If the flag is not set, then the flow branches to block 216 and continues the normal boot process.

In block 207, the BIOS can determine which devices will become inaccessible through the compatibility mode settings by knowing the specified legacy resources required and the native resource allocation or mapping(s). If a device has been detected at an attachment point that will become inaccessible in the compatibility mode, the flow advances to block 208 where the it generates and displays a message to the user. If all devices will remain accessible, the flow branches to block 212.

In block 208, the message to the user can include one or more notices such as, for example, a notice that the compatibility mode with the current ATA device devices become topology will cause one ormore Other notices can be included in addition or inaccessible. alternatively such as, for example, a notice to relocate the affected devices to attachment points that will remain accessible in the compatibility mode, a notice to remove the affected devices if they are not needed, or a notice to enter the computer setup and disable compatibility mode if the OS supports accessing IDE controllers in native mode. Other messages can also be displayed.

[0026] In block 210, the flow waits for either the user to press a key to continue or for a timer to expire thereby ensuring that the message has been displayed for a

period of time. In block 212, the flow allocates legacy resources according to the user-selected compatibility mode settings. This can include reconfiguring at least one parallel AT attachment sub-system such as, for example, IDE primary and secondary sub-systems 140 and 142. This reconfiguration can also include reconfiguring at least one serial AT attachment sub-system such as, for example, SATA ports or sub-systems 144.

[0027] In block 214, the flow resumes the normal boot process of the computer system. Block 214 is branched to from block 206 if the compatibility flag is not set to the state indicating that the compatibility mode is to be made active.

The logic flow shown and described herein [0028] may reside in or on a computer readable medium or product such as, for example, a Read-Only Memory (ROM), Access Memory (RAM), programmable read-only memory (PROM), electrically programmable read-only memory read-only programmable memory electrically erasable (EEPROM), magnetic disk or tape, and optically readable mediums including CD-ROM and DVD-ROM. Still further, the processes and logic described herein can be merged into one large process flow or divided into many sub-process flows. The process flows described herein may be rearranged, consolidated, and/or re-organized in their implementation as warranted or desired so long as the relative order is maintained. For example, other related or unrelated process flows can be interjected between the functionality or without affecting the process blocks results obtained.

[0029] While the present invention has been illustrated by the description of embodiments thereof, and while the embodiments have been described in considerable is not the intention of the applicants to restrict or in any way limit the scope of the appended claims to such detail. Additional advantages modifications will readily appear to those skilled in the For example, the POST logic can be further modified to display the user-selected compatibility mode settings or allow their modification to the extent permitted by the secondary bridge chipset. Therefore, the invention, in its broader aspects, is not limited to the specific details, the representative apparatus, and illustrative examples Accordingly, departures may be made shown and described. from such details without departing from the spirit or scope of the applicant's general inventive concept.